github.com/MiSTer-devel/Apple-IIgs_MiSTer

commit signals (1)

• AiCoAuthor
  Tool: claude-codeCommit: 9adbba8622f378253765b7d438b6cbcc4d03fc57Authored: 2 weeks ago (Sun, 12 Jul 2026 23:39:20 +0000)Match: Co-Authored-By: Claude Opus 4.8 (1M context) <noreply@anthropic.com>

source signals (1)

• File: CLAUDE.mdTool: claude-code

  # CLAUDE.md
  
  This file provides guidance to Claude Code (claude.ai/code) when working with code in this repository.
  
  ## Project Overview
  
  This is an Apple IIgs hardware simulation written in Verilog using the Verilator simulator. The project implements a cycle-accurate emulation of the Apple IIgs computer system, including the 65C816 CPU, video graphics controller (VGC), sound system (ES5503), and various peripherals.
  
  The goal is to run this code on an FPGA. Don't make any changes to memory or clocks that 

ignorefile signals (0)

none